/Arithmetic-Logic-Unit-With-CLL

32-bit ALU VHDL Design with Carry Lookahead Adders: A Quartus 20.1 Project Featuring Structural Logic Design, Custom Gates, and a Modular Testbench for Simulation and FPGA Implementation.

Primary LanguageHTMLMIT LicenseMIT

No issues in this repository yet.