Geeks
bendl
/
vmicro16
Multi-core RISC System-on-chip - Verified with 96 cores
Primary Language
Verilog
vmicro16 GitHub
Markdown
Readme
0
Issues
1
Stargazer
2
Watchers
Stargazers
savvn001
ORB Innovations