bendl/vmicro16_cluster_soc

Latency improvements for the Vmicro16_soc project by clustering cores into groups and using multi-level interconnects

Verilog