CprE 381 - Computer Architecture and Assembly Level Programming Built a single-cycle MIPS processor from scratch in VHDL Revised into a software-scheduled pipelined MIPS processor Finished with a fully-implemented, hardware-scheduled MIPS processor w/ forwarding & hazard detection