/Simple-32bit-ALU-Design

A simple, working, 32-bit ALU design.

Primary LanguageVerilog

Simple-32bit-ALU-Design

An implementation of a simple 32 bit ALU using verilog with working zero delay simulations.

To run:

$ verilog alu_zero.v

$ ./a.out