System Design in Python (SyDPy) is a tool for design and verification of concurrent systems. The tool is offered as an alternative to SystemVerilog and other HDLs.
Primary LanguagePythonGNU Lesser General Public License v2.1LGPL-2.1