A light-weighted synthesizable 10-stage-pipelined MIPS processor with branch prediction and CP1(FPU) support.
bosscharlie/MipsGreatAgain-Soc
A light-weighted synthesizable 9-stage-pipelined MIPS processor with branch prediction and CP1(FPU) support.
Verilog