通过Python开发的一套根据verilog模块生成对应TOP、test_bench、connection信号等,并在不断优化中!
Primary LanguageVerilog
No issues in this repository yet.