A simple pipelined image processor designed on an FPGA
Primary LanguageVerilog
No one’s star this repository yet.