/AcceLeNetor

FYP project. A VerilogHDL based hardware accelerator.

Primary LanguageSystemVerilog

Stargazers