chanduputta/RISCV-32I-Single-Cycle-Processor

Implementation of RISCV32I Single Cycle Architecture consisting of six base instructions (R, I, B, S, J, U).

SystemVerilog