Simulation scripts for Sagitta chip; FPGA.v for test
Primary LanguageVerilog
No one’s star this repository yet.