Buck RTL model
Primary LanguageVerilog
This project implements a model of a Buck power supply in Verilog.