Geeks
craje92
/
chip_design
Design of a RISC-V based chip for VLSI
Primary Language
Verilog
Apache License 2.0
Apache-2.0
chip_design GitHub
Markdown
Readme
0
Issues
0
Stargazers
1
Watcher
Watchers
craje92
Riverside, California