My attempt to implement the Yamaha v9990 in VHDL
Primary LanguageHTML
My attempt to implement the Yamaha v9990 in Verilog HDL.