JPEG Compression algorithm implemented in FPGA with VHDL. SPI Master was also implemented in VHDL to extract result
Primary LanguageVHDL
No issues in this repository yet.