RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni
Primary LanguageSystemVerilogMIT LicenseMIT
No one’s star this repository yet.