/AES-FPGA-Core

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

Primary LanguageVerilogBSD 2-Clause "Simplified" LicenseBSD-2-Clause

No issues in this repository yet.