davemuscle/sigma_delta_converters
Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
SystemVerilog
Stargazers
- 1847123212^-^
- afterCherry
- akshar001@vicharak-in @vegg-iot
- alexpitech
- andylithiaUMich, Michigan
- briansuneEarth
- cavearrSpain
- checkyyeug
- DengHaijian
- dpavlo55
- efriesemaStreamverse
- epsilon537
- HUribeGCamp, MX
- IcedLemonOolong
- iitzexATC
- jevinskieLafayette, Indiana
- johnkustin
- juanuicich@umamicollective
- KKTC86
- ljmatkins
- Maaaaark001
- maheredia
- mitoksimCalifornia
- ndrblt
- np22-jpg
- omasanoriJapan
- qiongdazhong
- Rohit-RangarajVirginia Tech
- sdy623
- Tairycy
- TerayTechAnalog Devices Inc
- TrevorCashsubMatrix Software
- Viktor-7Russia, Moscow
- WangXuan95USTC
- wsarce
- Zeren