/sigma_delta_converters

Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components

Primary LanguageSystemVerilog

Stargazers