/IC-design

NTUEE IC design project

Primary LanguageVerilog

IC-design

NTUEE IC design project

Introduction

  1. Gate level ckt design : Find median among five given numbers.

  2. Gate level ckt design : Multilayer perceptron for artificial neural network.