/Pipelined-CPU

Unconventional MIPS Architecture CPU with Pipeline structure with fewer stalls and advanced units to ensure smallest possible CPI. Designed in Verilog and contains simulation and implementation for Xilinx Basys 3 board

Primary LanguageVerilogMIT LicenseMIT

Stargazers