SDAccel project intended to predict, build for, and measure performance of Xilinx FPGAs.
Primary LanguageC++BSD 3-Clause "New" or "Revised" LicenseBSD-3-Clause