MasterThesis VHDL implementation of a customizable CNN Open final_project with Vivado as a new Project to use Synthesis : Pass Implementation : Pass Bitstream : Need custom constrains per Board