dh73/Formal_Advanced_State

An example of running formal from an advanced state with Yosys

SystemVerilog