/simplyfive

Simple RISC-V (RV32I) soft CPU implementation using nMigen and Verilog

MIT LicenseMIT

Watchers