Uart Master for reading / writing an address bus
Primary LanguageVerilog
No issues in this repository yet.