An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization
Primary LanguageVerilogBSD 3-Clause "New" or "Revised" LicenseBSD-3-Clause
No one’s watching this repository yet.