This project contains additional content for Xilinx Vitis-Tutorials: https://github.com/Xilinx/Vitis-Tutorials/blob/master/Hardware_Accelerators/Design_Tutorials/01-convolution-tutorial/README.md
Contents:
- 01-convolution-dataflow-rtl-500MHz - transform 300 MHZ HLS kernel to 500 MHz RTL kernel