A lot of verilog testfiles from repos
Primary LanguageVerilog
Verilog test files from various sources (VTR, yosys, titan)