dygufa/verilog-output-weaver-generator

:electric_plug: Given a circuit (verilog file) and a wave in file this script verifies the file's syntax and generates the "output wave".

Python