eddygta17/avsdpll_3v3
Analog IP of On-chip clock multiplier (PLL) using the OSU 180nm technology
VerilogGPL-3.0
No issues in this repository yet.
Analog IP of On-chip clock multiplier (PLL) using the OSU 180nm technology
VerilogGPL-3.0
No issues in this repository yet.