Pipelined CPU An easy CPU written in verilog that stimulate a CPU which uses simplified RISC-V instruction set.