A language server for Verilog and SystemVerilog written in Python.
Primary LanguagePythonMIT LicenseMIT
No issues in this repository yet.