A very primitive but hopefully self-educational CPU in Verilog
Primary LanguageVerilog
No issues in this repository yet.