/Computer-Architecture-Course-Projects-S2023

Verilog implementation of a DFS search and RISC-V processor in Single-Cycle, Multi-Cycle and Pipeline

Primary LanguageVerilogMIT LicenseMIT

Stargazers