ALU Project for MIPS Architecture ALU design using structural Verilog. Carry-lookahead adder is implemented. TODO Test CLA-32 Add, or, xor, nor output to alu_1 Design Mod control unit Design Mod datapath Design 32-bit Mux 8:1