Verilog implementation of the SAP (Simple As Possible) computer architecture.
Primary LanguageVerilog
This repository is not active