/16-bit-RISC-machine

16-bit CPU architecture implementation and verification using SystemVerilog

Stargazers