/Assignment1

Designing a counter to count from 0 to 59 using VHDL to be installed on Altera DE10-Lite

Primary LanguageVHDL

This repository is not active