SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
Primary LanguagePythonMIT LicenseMIT
No issues in this repository yet.