Verilog_Practice