Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
Primary LanguageVerilogApache License 2.0Apache-2.0
No issues in this repository yet.