/Piccolo

RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)

Primary LanguageVerilogApache License 2.0Apache-2.0

Watchers

No one’s watching this repository yet.