Simple Verilog RISC processor implemented for an assignment.
Primary LanguageVerilog
No issues in this repository yet.