Geeks
fusesoc
/
wb_ram
On-chip RAM with Wishbone interface
Primary Language
Verilog
ISC License
ISC
wb_ram GitHub
Markdown
Readme
1
Issue
7
Stargazers
3
Watchers
Issues
Open issue
Quartus can't infer RAM memory blocks when preloading data from file
#1 opened
5 years ago
by
Oxore
2