/verilog-fiddle

A simple tool to generate basic information about a verilog module interface

Primary LanguageHaskell

This repository is not active