my ungraduate project, a traditional CGRA with 3x3 PEs
Primary LanguageVerilog
This repository is not active