This series of git submodules are part of my VHDL labs at TTU. The course can be found at TTU OIS2 or Prof Alsu .
The code here after should be used only as example to help students understand how to proceed with the labs. Reports are be included in each lab.
Kayode H. ADJE