My Verilog codes for MIPS single-cycle, multi-cycle, and pipelined architectures.
Primary LanguageSystemVerilog