Arbitary superscalar out-of-order RV32I core, with instruction prefetching and write-back no-write-allocate DCache.
Primary LanguageSystemVerilog